发明名称 MANUFACTURE OF OUTPUT CIRCUIT OF INTEGRATED CIRCUIT
摘要 PURPOSE:To provide a master slice capable of increasing kinds of circuits selectively, in a circuit consisting of MISFET, by connecting two pieces of loading FETs in series and executing ion injection as required to turn them into depression type. CONSTITUTION:Loading FETs of a circuit are composed of a transistor LTr 1 made by connecting a gate and a drain with a Vcc power source and also of a transistor LTr 2 made by connecting a gate and a source with a drain and an output terminal of a driving FET (DTr). These two FETs are prepared to become E mode, and at the time of writing process of a ROM circuit to be connected to an input, for example, it is turned into D mode by execution of ion injection as required. This is to become possible to be utilized for various purposes simply by changing injection mask in such a manner that a pull-up resistance type by making injection on the both, a clamp-operating open drain type by injection only into the LTr 1, and if it is held in E mode, it becomes an open drain type circuit which has no clamping motion even at the time when a high voltage is impressed onto an output terminal.
申请公布号 JPS56164555(A) 申请公布日期 1981.12.17
申请号 JP19800067368 申请日期 1980.05.21
申请人 FUJITSU LTD 发明人 FUJITA KOUICHI;MIYASHITA TAKUMI;NAGAE YASUTAKA;MURAKAMI TAKEJI
分类号 H01L21/822;H01L21/82;H01L21/8236;H01L27/04;H01L27/088;H01L27/118;H01L29/78;H03K19/173 主分类号 H01L21/822
代理机构 代理人
主权项
地址