| 摘要 |
<p>A sample and hold detector arrangement suitable for construction in integrated circuit form as an automatic chroma gain control detector, or a color oscillator AFPC detector, or the like. A wide bandwidth analog multiplier circuit is supplied with an intermittent reference signal and a second signal, the phase or amplitude of which is to be sampled. In a preferred embodiment, the reference signal corresponds to the burst component of a composite color television signal and the second signal corresponds to a locally generated color subcarrier signal. The multiplier provides oppositely phased output signals which are coupled to first and second sample and hold circuits. Each sample and hold circuit is keyed to concurrently sample the respective multiplier outputs for the same sampling interval, and each provides substantially symmetrical bidirectional conduction to associated filter capacitors during the sampling interval and a high holding impedance during the remainder of each cycle.</p> |
