发明名称 BACK UP CONTROL SYSTEM IN MULTIPROCESSOR PROCESSING SYSTEM
摘要 PURPOSE:To increase the reliability of an entire system, by switching a change-over device provided at the cross point between the buses of a CPU system and a peripheral device system, to off state with control from the software, system control section and power supply control section. CONSTITUTION:The constitution processor 8 is provided with the switching devices SW11-SW3n at the cross point between the buses 2-1-2-3 of CPUs 1-1-1-3 system and the buses 5-1-5-n of the peripheral device PF system. The device 8 is provided with the power supply control section 11 controlling the power supply for CPU and PF systems, the system control section 10 of the stored program control, and switching control section 9. Further, the CPU system buses are provided with the constitution controllers 3-1-3-3 which communicates among CPUs each other and to the device 8. In case of failure in CPU, power supply and control section 9, SW is controlled into OFF state through the software control from CPU and the control from the control sections 10, 11, and the reliability of the entire system is increased without keeping SW in the hung-up state.
申请公布号 JPS56143074(A) 申请公布日期 1981.11.07
申请号 JP19800047022 申请日期 1980.04.10
申请人 PANA FACOM KK 发明人 MARUOKA HIROSHI;IMAI KUNIKAZU;SUZUKI AKIHIKO;ASOGO HIROYUKI
分类号 G06F11/20;G06F13/40;G06F15/16;G06F15/173 主分类号 G06F11/20
代理机构 代理人
主权项
地址