发明名称 FREQUENCY SYNTHESIZER SYSTEM RECEIVER
摘要 PURPOSE:To shorten a lock-up time while simplifying a circuit by using one voltage-controlled oscillator in common to more than one band. CONSTITUTION:Signals of frequencies obtained by multiplying oscillation output fv' of voltage-controlled oscillator 12' by multiplying circuits 18a and 18s with multiplication ratios Ma and Ms are applied to mixing circuits 2a' and 2s' by way of LPFs 19a and 19s. On the other hand, output fv' of oscillator 12' is multiplied by M at multiplying circuit 20 and, after being frequency-divided by programmable frequency dividing circuit 13', compared with reference frequency fr' by phase comparing circuit 14'. In this circuit constitution, setting multiplication ratios Ma Ms and properly makes it possible to use oscillator 12' without reference to the band. In Europe, etc., reference frequency fr' can be set high, so that the lock-up time can be shortened.
申请公布号 JPS56136041(A) 申请公布日期 1981.10.23
申请号 JP19800039208 申请日期 1980.03.26
申请人 SANYO ELECTRIC CO 发明人 SAKAI TAKESHI;AKIYAMA TOORU
分类号 H03J7/28;H03J5/02;H04B1/26 主分类号 H03J7/28
代理机构 代理人
主权项
地址