发明名称 COMPLEMENTARY INSULATION GATE TYPE FIELD EFFECT SEMICONDUCTOR DEVICE
摘要 PURPOSE:To improve integrity by a method wherein the depth of a guard region surrounding the source-drain region of a complementary IGFET is made to be the same with the depth of the source-drain region and the density of impurity in a guard region provided in a well is made low. CONSTITUTION:In the complementary IGFET wherein the 1st IGFET22 is provided on an N type Si substrate 20 and the 2nd IGFET23 within a P type well region 21, the N<+> type guard region 24 surrounding the source-drain region of the 1st IGFET and the P<+> type guard region 25 surrounding the source-drain region of the 2nd IGFET are formed respectively in the same depth with the source-drain regions, and, in addition, the density of impurity in the P<+> layer is made lower than the density of impurity in the N<+> layer. By this constitution, tunnel current of P-N junction on the boundary between the guard regions 24 and 25 can be made low and the width of the guard regions can also be made narrow, and therefore, the integrity is improved.
申请公布号 JPS56135958(A) 申请公布日期 1981.10.23
申请号 JP19800039932 申请日期 1980.03.27
申请人 SANYO ELECTRIC CO;TOKYO SANYO ELECTRIC CO 发明人 NISHIDA OSANORI;OOYABU HIROYUKI
分类号 H01L27/08;H01L27/092;H01L29/78 主分类号 H01L27/08
代理机构 代理人
主权项
地址