| 摘要 |
<p>A single-ended array of rows and columns of memory cells of the floating gate EPROM type employs a differential sense circuit for producing a data output voltage. The sense circuit allows the array to be biased independent of the sense operation. A reference voltage is provided for direct comparison to the operating point of the selected column line, producing a differential voltage whose polarity indicates the logic state of the selected cell.</p> |
