发明名称 MANUFACTURE OF MOS TYPE SEMICONDUCTOR DEVICE
摘要 PURPOSE:To prevent the fluctuation of gate threshold voltage even when an N layer as a punch-through top is formed at a shallow position in high concen tration by shaping the N guard layer, using a gate electrode as a mask and forming source-drain layers, employing the gate electrode and an oxide film in the periphery of the gate electrode as masks. CONSTITUTION:When a buried channel type PMOS type semiconductor device having a channel in a section inner than the surface of an N-type region 2 in a semiconductor substrate 1 is manufactured, a gate electrode 10 is formed onto the surface of the N-type region 2 through a gate oxide film 5, an N type impurity is implanted onto the N-type region 2, using the gate electrode 10 as a mask, and an N guard layer 14 is shaped near the surface of the N-type region 2. An oxide film 15 is formed around the gate electrode 10, and a P-type impurity is implanted into the N-type region 2, employing the gate electrode 10 and the oxide film 15 as masks, thus forming source-drain layers 16 in the external sections of a section under the oxide film 15 in the N guard layer 14 as the section under the oxide film 15 in the N guard layer 14 is left as it is. The source-drain layers 16 are diffused to the inside through heat treat ment, and the N guard layers 14 are changed into P-type layers 21.
申请公布号 JPS63302562(A) 申请公布日期 1988.12.09
申请号 JP19870139132 申请日期 1987.06.03
申请人 TOSHIBA CORP 发明人 YOSHIDA MASAYUKI
分类号 H01L29/78;H01L21/336;H01L21/8238;H01L27/092 主分类号 H01L29/78
代理机构 代理人
主权项
地址