| 摘要 |
The frequency divider allows division of the frequency of two signals in phase opposition phi 1 (t) and phi 2 (t). A shift register 10 comprises an assembly of transistors and capacitors which form a plurality of cells connected one after the other, each cell being comprised of two identical stages which are connected in series and are supplied respectively by the periodic signals. Means for detecting particular stages of the register comprise the MOS transistors T8, T9, and T10. Means for producing a signal with a frequency which is a sub-multiple of that of the said periodic signals comprise the transistors T11 and T12, the transistor T13, the capacitor C7 and the capacitor C9. The divider is especially suitable for use in quartz oscillator watches.
|
