发明名称 Sample-and-hold circuit.
摘要 <p>In a sample-and-hold circuit having two voltage amplifiers (Ai, Ao) connected in series via a swtich (S,), which is arranged to perform on-off operations in accordance with a control signal, the noninverting input terminal of the second voltage amplifier (Ao) of output side is grounded so that the switch (S1) can be used at an imaginal short point of the second voltage amplifier (Ao). As a result, a semiconductor switch having a simple construction may be used as the switch, while a switch drive circuit may also be simple. Furthermore, since great negative feedback effect can be attained during sampling mode, the sample-and-hold circuit is capable of operating with high accuracy. Additional switches may be employed for improving feedthrough characteristics, while means for preventing undesirable oscillation may be provided if necessary.</p>
申请公布号 EP0037258(A2) 申请公布日期 1981.10.07
申请号 EP19810301311 申请日期 1981.03.26
申请人 VICTOR COMPANY OF JAPAN, LIMITED 发明人 TOYOMAKI, KAZUYA
分类号 G11C27/02;(IPC1-7):11C27/02 主分类号 G11C27/02
代理机构 代理人
主权项
地址