发明名称 CHECKING SYSTEM FOR TRANSMISSION DATA
摘要 PURPOSE:To comparatively make simple the constitution and to make efficient the data transmission, by checking the transmission data through the comparison between the output at reception side of an MODEM of itself and delayed transmission data. CONSTITUTION:A serial signal of transmission data applied to a transmission signal terminal SD sequentially sets/resets a flip-flop FF1 and reaches a gate GT2 via a delay circuit DL2. On the other hand, the transmission data enters the device at the reception side of the MODEM MD of itself from the connecting point CJ1 and reaches the gate GT2. Further, when the output of a flip-flop FF1 is delayed suitably at a delay circuit DL2, normal operation is shown without the absence of the output of the NAND gate GT2.
申请公布号 JPS56120242(A) 申请公布日期 1981.09.21
申请号 JP19800023528 申请日期 1980.02.27
申请人 FUJITSU LTD 发明人 FUJITA HIROSHI
分类号 H04L1/14;H04L5/16;H04L29/14 主分类号 H04L1/14
代理机构 代理人
主权项
地址