发明名称 PPI DISPLAY SYSTEM
摘要 PURPOSE:To minimize the hardware constitution of a memory and its control circuit by varying the period of readout timing pulses at every elevation and by taking a read in the same azimuth at a time. CONSTITUTION:For writing operation, one of memory areas is selected according to the azimuth and elevation data of a radar beam, and timing pulse generator 12 generates timing pulses at intervals of the time equivalent to the minimum distance unit fractionated in the distance direction, so that quantized video will be stored successively. For reading operation, a memory area in the azimuth for display is selected by signal 38 and timing pulse generator 12 permits address counters 13-15 for respective elevations to go up. In this case, when signal 31 indicates slant coordinate display, the slant coordinate display is made and when grand coordinate display, the grand coordinate display is made. This constitution enables the grand coordinate display by a single sweep, so that the hardware constitution of the memory and control circuit can be minimized.
申请公布号 JPS56111475(A) 申请公布日期 1981.09.03
申请号 JP19800015157 申请日期 1980.02.08
申请人 MITSUBISHI ELECTRIC CORP 发明人 ATAKA HIROYOSHI;NAKAMURA TADAO
分类号 G01S7/12;G01S7/20 主分类号 G01S7/12
代理机构 代理人
主权项
地址