发明名称 Delay circuit
摘要 A smear filter and/or a de-smear filter having the characteristics that the delay time is proportional to the frequency comprising (a) a transversal filter having a plurality of delay elements connected in series with one another, the delay time (T) of each delay element being the same as the sampling interval of the input signal, the first delay element being connected to the input terminal, a plurality of potentiometers each connected to the junction points of said delay elements and the output of the last delay element providing the tap weight to each of the tap output, and an adder for providing the sum of the outputs of said potentiometers to provide an output of the present delay circuit, (b) a digital memory storing the precalculated value for each desired delay characteristics for providing the tap weights of said potentiometers, and (c) means for providing the content of said digital memory selectively to the potentiometers according to the desired delay characteristics.
申请公布号 US4285045(A) 申请公布日期 1981.08.18
申请号 US19790088824 申请日期 1979.10.26
申请人 KOKUSAI DENSHIN DENWA CO., LTD. 发明人 TAMORI, MICHITOSHI;SHINTANI, SOTOKICHI;KOBAYASHI, HIDEO;YANAGIDAIRA, HIDETAKA
分类号 H03H15/00;H03H17/00;H03H17/06;H03H17/08;H04B3/04;H04L25/03;H04L25/08;(IPC1-7):H03H7/30 主分类号 H03H15/00
代理机构 代理人
主权项
地址