发明名称 ROM PRECHARGE CIRCUIT
摘要 <p>PURPOSE:To effectively screen a ROM by setting an external signal to apply a normal voltage to a ROM bit line at the time of screening voltage application a semiconductor device. CONSTITUTION:Bit lines B1-Bn of the ROM are connected to a VDD line and charged when a clock phi1 is active through load transistors G1-Gn. When defective ROMs are screened, the gate input to the load transistors G1-Gn is connected to the VDD line by disconnecting the clock phi1 by a selection circuit 2. Thus, a defect of the ROM is deteriorated at the time of screening to eliminate the defect by checking the circuit after screening.</p>
申请公布号 JPS648597(A) 申请公布日期 1989.01.12
申请号 JP19870164232 申请日期 1987.06.30
申请人 NEC CORP 发明人 ITO MAKOTO;NAGAO YUTAKA
分类号 G11C17/18;G11C17/00 主分类号 G11C17/18
代理机构 代理人
主权项
地址