发明名称 ERROR CORRECTION SYSTEM
摘要 The output of a data storage array is gated into an error correcting code based syndrome generator (18) and a register (16), the syndrome being gated into an associative store (20) holding all connectable syndromes and a "no-error" syndrome with search field and bit locators in its result field. Hit and miss signals pass to gating control (22) which respond to a miss (NC) to gate, sequentially, test patterns from a store (30) into the above and back to the syndrome generator. If, at the end of the tests a specific number of errors are identified which number lies in the correcting capability of the code, an identifier syndrome is copied from the search field of the store (20) into register (32) and the syndromes in (28) and (32) are XORed at (34) and used to interrogate the store (20). The error locations from (20) for the test syndrome and the output of (34), (if any) are used by inverter controls (26) to correct the data in (16).
申请公布号 JPS5687300(A) 申请公布日期 1981.07.15
申请号 JP19800138883 申请日期 1980.10.06
申请人 IBM 发明人 DAGURASU KUREIGU BOSAN
分类号 G06F11/10;G06F12/16 主分类号 G06F11/10
代理机构 代理人
主权项
地址