发明名称 MEMORY DEVICE
摘要 <p>PURPOSE:To make the access operated without an error during the power is being in disconnection with the memory itself by detecting the recovery of the power source and producing a pulse for one cycle by usig the data retained during disconnection. CONSTITUTION:When the disconnection of the power source is generated during a memory is in access the battery voltage is applied to a memory chip power source terminal. Then, an address information in the cycle of the cutting is retained in the registers 1-A, 1-B, and the data is retained by the latch 4-1 and a read/write information is retained in the latches 4-3, 4-4. When the power source voltage is recovered, the output of the power source voltage detecting circuit 16 rises and at the same time, a pulse during the recovery time for one cycle is generated by a pulse generator 17. Only the decoder 2-A and the decoder and the data I/02-B act to carry out the operation due to the information retained in the respective latches. Upon the completion of this internal cycle, the device is easily used and enhance the reliability by the external access.</p>
申请公布号 JPS5680894(A) 申请公布日期 1981.07.02
申请号 JP19790155743 申请日期 1979.12.01
申请人 FUJITSU LTD 发明人 NAKAMURA KAN
分类号 G06F12/16;G06F1/00;G06F1/26;G06F1/30;G11C29/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址