Microinstruction storage units employing partial address generators

摘要

A microcontroller having a novel addressing arrangement for addressing a storage means containing microinstructions is disclosed. The microcontroller has a fixed machine cycle time for executing each instruction and is arranged to fetch the next instruction during the execution of the current instruction. Branch, conditional branch and non-branch type of instructions are executed. The means for executing instructions is characterized by a plurality of instruction addressable data sources which are selectively connected to the input of the ALU register during the input phase of the machine cycle and a plurality of instruction addressable data destinations which are selectively connected to the output of the ALU register during the output phase of the machine cycle. The means for fetching the next instruction is characterized by a plurality of partial address generators, one of which is the ALU register employed to transfer data from a source to a destination. Control means responsive to the contents of an instruction register decoder supplies appropriate control signals at predetermined times to cause the transfer of address signals from the partial address generators to the address register to initiate readout of the next instruction from the instruction storage means during the execution of the current instruction.