Data dejittering apparatus

摘要

A circuit for dejittering transmitted digital data. A buffer stores the incoming data and has its half-full condition monitored by content decoding circuitry including a counter whose count is converted to control the frequency of a voltage controlled oscillator. The oscillator clocks the data out of the buffer effectively free of harmful jitter.