发明名称 ELECTRIC POWER AMPLIFYING CIRCUIT
摘要 PURPOSE:To suit a power amplifying circuit for integration while improving reliability by eliminating the simultaneous conduction of upper-and lower-stage output transistors by increasing a minimum operation output voltage above the collector- emitter saturation voltage of a post-stage transistor among lower-stage output transistors. CONSTITUTION:When collector-emitter saturation voltage VCE(sat) of single-ended push-pull SEPP output lower-stage output transistor Q6 is nearly twice its base- emitter voltage VBE, collector-emitter voltage VCE of transistor Q6 never drops below 2VBE+VCE(sat) and transistor Q6 will not get saturated. On the other hand, when VCE(sat) of transistor Q6 is approximate three times its base-emitter voltage, VCE of transistor Q6 never drops below 3VBE+VCE(sat), so that transistor Q6 can be left unsaturated. Then, transistor Q6 can be used in the unsaturated state, so that transistors Q3 and Q6 can be prevented from turning on simultaneously.
申请公布号 JPS5656014(A) 申请公布日期 1981.05.16
申请号 JP19800103361 申请日期 1980.07.28
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 KATAFUCHI HISASHI
分类号 H03F3/20;H03F3/213;H03F3/30 主分类号 H03F3/20
代理机构 代理人
主权项
地址