发明名称 Microprocessor having plural internal data buses
摘要 A microprocessor comprises an internal address bus having a first portion (2,4) having a plurality of conductors carrying the low order address byte and a second portion (10) having a plurality of conductors for carrying the high order address byte. The microprocessor further comprises a plurality of registers, including an incrementor (12,13), a program counter (14,15), a temporary register (16,17), a stack pointer (18,19), an index register (20,21), and an accumulator (22,24), each comprising a pair of 8-bit registers for temporarily storing information. An arithmetic logic unit (28) performs computational operations on digital information within the microprocessor. The microprocessor includes a pair of internal data buses (6,8) each having a plurality of conductors for conducting digital information within the microprocessor. Means are provided for coupling selected ones of the registers, or the high or low order portions thereof, to the first and second data buses. The provision plural internal data buses permits a greater number of transfers of digital information to occur within the microprocessor during each machine cycle. The result is more efficient microprocessor operation and higher throughput.
申请公布号 US4266270(A) 申请公布日期 1981.05.05
申请号 US19780939741 申请日期 1978.09.05
申请人 MOTOROLA, INC. 发明人 DANIELS, R. GARY;MUSA, FUAD H.;WILDER, JR., WILLIAM B.;WILES, MICHAEL F.;BENNETT, THOMAS H.
分类号 G06F7/00;G06F9/30;G06F15/78;(IPC1-7):G06F1/00 主分类号 G06F7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利