| 摘要 |
Monolithically integrated semiconductor memory including memory cells disposed in parallel rows and parallel columns transverse to the rows, and electric lines connecting the memory cells of the respective rows and columns to one another, the memory cells individually being constructed as clock-controlled shift register cells. |
