发明名称 ATM CELL ASSEMBLING AND DISASSEMBLING SYSTEM AND METHOD
摘要 <p>In an ATM cell assembling and disassembling method for a communications network having first and second communications nodes (1, 21, #1, #n), HDLC data is transferred from a first terminal (28) to the first communications node via a first transmission line (26), the HDLC data conforming to an HDLC format. It is started to assemble, in the first communications node (#1), at least one cell from the HDLC data when data which is contained in the HDLC data and equal to one cell has been received. Then the above at least one cell is transferred from the first communications node to the second communications node (#n). Disassembly is started, in the second communications node, of the above at least one cell to thereby generate original HDLC data when a fluctuation compensation time has elapsed after a first cell among the above-mentioned at least one cell is received by the second communications node. The fluctuation compensation time is based on a maximum fluctuation time (Amx) of a route connecting the first and second communications nodes to each other as well as a bit rate of the first transmission line. Finally, the original HDLC data is transferred to a second terminal from the second communications node via a second transmission line (26). <IMAGE></p>
申请公布号 CA2077001(A1) 申请公布日期 1993.03.01
申请号 CA19922077001 申请日期 1992.08.27
申请人 FUJITSU LIMITED 发明人 NISHINO, TETSUO;EDA, SUSUMU;HYODO, RYUJI;OOMURO, KATSUMI;SEKIHATA, OSAMU;TANAKA, KENJI;HATTA, HIROYUKI;NORIZUKI, REIKO;YUHARA, NAKABA
分类号 H04L12/951;H04Q11/04;(IPC1-7):H04L12/52;H04L12/54 主分类号 H04L12/951
代理机构 代理人
主权项
地址