发明名称 Module interconnection testing scheme
摘要 This specification describes the testing of interconnections between modules mounted on a card and between the modules and the input and output terminals of the card. Each of the modules has an Exclusive-OR circuit which receives an input from each of the input pins of the module and has a single output which is taken off an output pin of the module. Also, each of the modules has a test input circuit for accessing all of the output pins of the module in parallel from a single input terminal. The test input circuits are used to apply a binary 0 followed by a binary 1 to all the outputs of all the modules. The Exclusive-OR circuits are used to monitor the response to those signals. By testing in this manner, all the connections between the modules and also between the modules and the card terminals can be checked for stuck ones and zeros. In the preferred embodiment a more complex but still relatively simple bit pattern can test all the interconnection nets to determine if there are shorts between any of the nets.
申请公布号 US4241307(A) 申请公布日期 1980.12.23
申请号 US19780934936 申请日期 1978.08.18
申请人 INTERNATIONAL BUSINESS MACHINES CORP 发明人 HONG, SE JUNE
分类号 G01R31/28;G01R31/02;G01R31/04;G01R31/3185;(IPC1-7):G01R31/02 主分类号 G01R31/28
代理机构 代理人
主权项
地址