首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
VERBESSERTES SEGELTUCH
摘要
申请公布号
DE69509358(T2)
申请公布日期
1999.08.26
申请号
DE19956009358T
申请日期
1995.01.04
申请人
OTOLITH LTD.
发明人
APPLEYARD, COLIN;LECANE, PHILIP
分类号
B60C9/18;D02G3/00;D02J1/22;D03D1/00;D03D15/00;(IPC1-7):D02J1/22
主分类号
B60C9/18
代理机构
代理人
主权项
地址
您可能感兴趣的专利
DISPERSED STORAGE UNIT SOLICITATION METHOD AND APPARATUS
MEMORY WITH ERROR CORRECTION CONFIGURED TO PREVENT OVERCORRECTION
METHOD AND APPARATUS FOR DEVICE TESTING USING MULTIPLE PROCESSING PATHS
METHOD AND APPARATUS FOR INTERCONNECT TEST
ON-SITE VISUALIZATION OF COMPONENT STATUS
DETECTING EFFECT OF CORRUPTING EVENT ON PRELOADED DATA IN NON-VOLATILE MEMORY
Fault Handling at a Transaction Level by Employing a Token and a Source-to-Destination Paradigm in a Processor-Based System
DETERMINING FLASE ALARMS IN AN IT APPLICATION
DEBUGGING PROCESSOR HANG SITUATIONS USING AN EXTERNAL PIN
SYSTEM AND METHOD FOR ESTIMATING MAINTENANCE TASK DURATIONS
GENERATING FAULT TOLERANT CONNECTIVITY API
MEDIA DELIVERY SERVICE PROTOCOL TO SUPPORT LARGE NUMBERS OF CLIENT WITH ERROR FAILOVER PROCESSES
COOPERATIVE MEMORY ERROR DETECTION AND REPAIR
SELECTIVE FAULT STALLING FOR A GPU MEMORY PIPELINE IN A UNIFIED VIRTUAL MEMORY SYSTEM
FAULT TOLERANT SERVER
ADAPTIVE CONTROL LOOP PROTECTION FOR FAST AND ROBUST RECOVERY FROM LOW-POWER STATES IN HIGH SPEED SERIAL I/O APPLICATIONS
Fault Detection Method, Gateway, User Equipment, and Communications System
PROCESSOR CORE CLOCK RATE SELECTION
DETERMINING PARAMETERS THAT AFFECT PROCESSOR ENERGY EFFICIENCY
APPARATUS AND METHOD TO PROVIDE NEAR ZERO POWER DEVSLP IN SATA DRIVES
