发明名称 Circuit for doubling the number of output bits of a photodiode array
摘要 A circuit for converting a series of photoelectric element array voltage outputs into twice the number of binary bits is described. Each photodiode output voltage is compared against two reference voltages to produce a two bit code word signifying a low, medium or high photodiode output. This is then operated on by a circuit implementation of a logic equation to produce a two bit serial output. The result is the frequency doubling of a photodiode array output for greater fidelity during transmission and reproduction of the original image.
申请公布号 US4237495(A) 申请公布日期 1980.12.02
申请号 US19790020887 申请日期 1979.03.15
申请人 XEROX CORPORATION 发明人 YAMAMOTO, AKIMITSU
分类号 H04N1/40;H04N1/405;(IPC1-7):H04N1/40;G06K9/00 主分类号 H04N1/40
代理机构 代理人
主权项
地址
您可能感兴趣的专利