发明名称 TELEVISION RECEIVER
摘要 PURPOSE:To halve the memory capacity, by writing in the video signal on the slave screen in the memory by one line unit and reading out it in the clock having the speed in matching with the screen contradiction rate, at the timing corresponding to the inserted position of the master screen. CONSTITUTION:The video signal I of the slave screen takes 3 lines as one group, the one line among them is sampled and written in the one field memory 41. This sample is limited to the 3/4 line excluding the front and back of one line. The slave screen signal written in the one field memory 41 is read out at the inserted position specified of the master screen. The readout clock alpha frequency is taken as three times and readout is made in the time for 1/4 line. As a result, by starting the readout immediately after the end of write-in, the television of two screens can be pictured with the one field memory cpacity without duplication on readout and write-in.
申请公布号 JPS55149577(A) 申请公布日期 1980.11.20
申请号 JP19790057106 申请日期 1979.05.11
申请人 HITACHI LTD 发明人 MASUDA MICHIO;AZEYANAGI TOMOMITSU;IMAIDE TAKUYA
分类号 H04N5/45;(IPC1-7):04N5/44 主分类号 H04N5/45
代理机构 代理人
主权项
地址