发明名称 DATA SYNCHRONIZING CIRCUIT
摘要 PURPOSE:To make it possible to shorten extremely an interval when data after a dropout interval are lost, by bringing data synchronization to effect by a signal of a fixed frequency output from a crystal oscillator. CONSTITUTION:Monostable multivibrator 32 operates at the rise of data and monostable multivibrator 33 at the fall of data. Consequently, FF34 is set at the 1st leading edge of data. Crystal oscillator 38 oscillates to generate a signal of a frequency M times as high as that of a clock signal. Then, M/2 divider 35 and FF36 delay by half a clock the point in time when the gate of M divider 37 is opened to input a signal from crystal oscillator 38 to M divider 37 and after the clock signal is outputted as much as the number of data (n), the gate is closed to wait for the next horizontal synchronizing signal to arrive.
申请公布号 JPS55146618(A) 申请公布日期 1980.11.15
申请号 JP19790051517 申请日期 1979.04.27
申请人 HITACHI LTD 发明人 KIMURA HIROYUKI
分类号 G11B20/10;G11B5/09;H04B14/04;H04L7/00 主分类号 G11B20/10
代理机构 代理人
主权项
地址