发明名称 DIGITAL COMMUNICATION SYSTEM
摘要 PURPOSE:To reduce the memory capacity in digital communication, which performs time sharing multiplex transmission in block unit, by providing specified two memories. CONSTITUTION:The receiver R is provided with the memory TSMa which can store the block number smaller than all the communication lines and greater in the channel number of transmission line TL. Further, the memory M storing the information storage address of this memory with the correspondence of the block number is provided. That is, the memory M has the area of all the communication channel numbers storing the information storage address when the communication channel and the block number are corresponded. Further, the readout information of the memory M is taken as the readout address of the memory TSMa to read out the information in block unit. Accordingly, as a result, the simultaneous communications having the same number as all the communication channel numbers can be made, the effective use of the memory TSMa is made and the memory capacity can remarkably be reduced.
申请公布号 JPS55147092(A) 申请公布日期 1980.11.15
申请号 JP19790054631 申请日期 1979.05.03
申请人 FUJITSU LTD;KOKUSAI DENSHIN DENWA CO LTD 发明人 MORI HIROMICHI;IKEDA YOSHIKAZU;KUBO YOSHIFUMI;YATSUHOSHI AKIMASA
分类号 H04J3/00;H04J3/24;H04Q11/04 主分类号 H04J3/00
代理机构 代理人
主权项
地址