发明名称 SURGE PREVENTIVE CIRCUIT FOR BIPOLAR INTEGRATED CIRCUIT
摘要 PURPOSE:To eliminate the deterioration and breakdown of a bipolar integrated circuit especially by inserting a resistor between an external connection terminal presenting a high impedance and an internal circuit, forming a np junction between the resistor and a grounding wire as the part of the internal circuit. CONSTITUTION:An n-type epitaxial layer 2 on a p-type substrate having an n<+>- type buried layer 20 is selectively isolated by a p<+>-type layer 15 to form p-type layers 10, 11. n<+>-type layers 13, 14 are formed in the layer 12 and out the layer 11 in contact with the layer 10. Oxide films are connected between the layers 12 and 10 and between the layers 10 and 11 as designated by 16, 17, respectively, and electrodes 18, 19 and 20 are formed at the layers 13, 14 and substrate, respectively. When an electrode 21 is grounded and excessive positive voltage is applied to the terminal 16 becoming high impedance, it is dropped by the resistor 10 to limit the consumped power at the junction surfaces between the layer 14 and the layer 13 so as to eliminate the deterioration and breakdown of the IC. When negative voltage is applied excessively thereto, the pn junction between the electrodes 21 and 16 is operated to protect the junction surfaces between the layers 11 and 13.
申请公布号 JPS55128860(A) 申请公布日期 1980.10.06
申请号 JP19790037238 申请日期 1979.03.28
申请人 MITSUBISHI ELECTRIC CORP 发明人 ISHIKAWA HITOSHI;SHINOMIYA KOUJI
分类号 H01L27/04;H01L21/331;H01L21/822;H01L27/02;H01L29/73;H01L29/861 主分类号 H01L27/04
代理机构 代理人
主权项
地址