发明名称 Device comprising circuits for holding, in particular, a test data signal
摘要 An electronic device, such as an LSI, comprising a logic circuit and an electronic circuit that comprises, in turn, a large-capacity memory circuit and/or at least one oscillator is provided with a holding circuit between the logic and the electronic circuits and between the electronic circuit and a device output terminal. The holding circuit merely delivers output signals of the logic circuit to the electronic circuit and feeds back output signals of the electronic circuit to the logic circuit in normal operation of the device. During test of the logic and the electronic circuits, the holding circuit selects and holds a test signal of a preselected time-sequential pattern and is switched to select the logic circuit output signals, which are produced by the device with a prescribed combination of logic levels when the device has no defects. Similarly, a holding circuit output signal is given a predetermined time-sequential pattern. Preferably, the holding circuit comprises first and second holding circuits equal in number to inputs and outputs, respectively, of the electronic circuit to serve as mere data buses and a shift register in the normal and the test modes of operation, respectively.
申请公布号 US4225958(A) 申请公布日期 1980.09.30
申请号 US19790020136 申请日期 1979.03.13
申请人 VLSI TECHNOLOGY RESEARCH ASSOCIATION 发明人 FUNATSU, SHIGEHIRO
分类号 G06F11/22;G01R31/3185;G06F11/267;(IPC1-7):G01R31/28;G06F11/00 主分类号 G06F11/22
代理机构 代理人
主权项
地址