发明名称 CLOCK REPRODUCER FOR PHASE MODULATION DATA RECEIVER
摘要 This arrangement for restituting the clock is used to sample the demodulated signals formed by demodulation of the received signal by means of the signals which are in phase with and shifted through 90 DEG relative to a local carrier. The arrangement according to the invention comprises logic circuit to detect to which phase section out of n possible phase sections of the transmitted signals the phase of the received signal belongs at the sampling instants, and calculation to form the component which is in phase or shifted through 90 DEG , of a signal derived from the received signal by means of a phase shift DELTA theta to make its phase equal, at the sampling instants, to the center phase of the detected phase section. The zero-passages of this component are used to control the local clock.
申请公布号 JPS55110460(A) 申请公布日期 1980.08.25
申请号 JP19800016119 申请日期 1980.02.14
申请人 TRT TELECOM RADIO ELECTR 发明人 JIYAN PIEERU ANRI FUAN YUTSUFU
分类号 H04L7/00;H04L7/027;H04L27/22 主分类号 H04L7/00
代理机构 代理人
主权项
地址