发明名称 INFORMATION PROCESSOR
摘要 PURPOSE:To avoid the program memory from being read out externally, by making the erasable read only memory interrupting state independently of the state of input signal. CONSTITUTION:In the one chip microcomputer, CPU1, ROM2, RAM3, and input and output unit 4 are connected to the bus 5, and ROM2 is incorporated with the erasable read only memory EPROM. EPROMQ4 used for the control signal output circuit keeps non-conductive state independently of the state of input signal I1 when negative charge is given to the floating gate, and high level is fed to FETQ6 to keep conductive state with the operating state, low level is held at the output terminal to inhibit to read out the program memory externally.
申请公布号 JPS55108061(A) 申请公布日期 1980.08.19
申请号 JP19790016637 申请日期 1979.02.14
申请人 NIPPON ELECTRIC CO 发明人 SHINRIYOU TAKAO
分类号 G06F12/14;G06F11/00;G06F21/06;G06F21/22;G06F21/24 主分类号 G06F12/14
代理机构 代理人
主权项
地址