Circuit arrangement for generating a binary-coded pulse train

摘要

A circuit arrangement for generating a pulse train having a predetermined first pulse spacing (a) and a second pulse spacing (b) differing from the first by an integral factor greater than one, which pulse spacings are assigned to the binary ZERO and the binary ONE, respectively, dependent upon a predetermined n-bit binary word.