发明名称 FRAMING CODE DETECTION CIRCUIT
摘要 <p>PURPOSE:To attain reduction in the number of used gates and improvement in reliability besides IC-implementation, by detecting a framing code of data transmission by using multi-input gates. CONSTITUTION:Data of the same bit length as a framing code is received and stored in shift register 31 in series, and respective bits of a parallel output are compared 32, bit by bit, with bit outputs F0-F7 of a corresponding framing code. Then when there are not less than two dissidence comparison output signal among comparison output signals of respective bits, a signal showing that the framing code has not been detected correctly by detecting 42 that. In this case, detecting circuit 41, equipped with multi-input gates 41-49, AND circuits 50-57, and OR circuit 58, generates a fixed detection output.</p>
申请公布号 JPS5595449(A) 申请公布日期 1980.07.19
申请号 JP19790001976 申请日期 1979.01.11
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 TAKASHIMA JIYUUICHI
分类号 H04L1/00;H04L7/08;H04L13/00;H04L29/00 主分类号 H04L1/00
代理机构 代理人
主权项
地址