发明名称 GRADATION SIGNAL DECODING DEVICE
摘要 PURPOSE:To obtain a natural gradation expression by performing gradation interpolation of adjacent blocks in accordance with a gradation correcting pattern based on an average gradation value of each block of image information and gradation values of blocks vertically and horizontally adjacent to this block. CONSTITUTION:Data read out from a RAM 11 is sent to a comparator 23 directly and through a latch circuit 22. Data of an object block is compared with data of blocks vertically and horizontally adjacent to this block, and a ternary code indicating comparison results is latched in latch circuits 27a-27d. The gradation correcting pattern of (3 bits)X16 stored in a designated address of a ROM 28 is read out by this latched data. This gradation correcting pattern is read into a shift register 29 by the timing signal from a timing generator 14. Correcting data successively read out from the shift register 29 is sent to an adder 25 and is added to the 6-bit gradation value held in a latch circuit 22 to obtain a decoded pattern of (6 bits)X16.
申请公布号 JPH01206786(A) 申请公布日期 1989.08.18
申请号 JP19880030444 申请日期 1988.02.12
申请人 CASIO COMPUT CO LTD 发明人 KOBAYASHI MASARU
分类号 H04N19/102;H03M7/30;H04N1/41;H04N7/24;H04N19/00;H04N19/134;H04N19/182;H04N19/186;H04N19/196;H04N19/423;H04N19/90 主分类号 H04N19/102
代理机构 代理人
主权项
地址
您可能感兴趣的专利