发明名称 DIGITAL FASLAST SLINGA
摘要 PCT No. PCT/SE79/00205 Sec. 371 Date Jun. 13, 1980 Sec. 102(e) Date May 30, 1980 PCT Filed Oct. 12, 1979 PCT Pub. No. WO80/00904 PCT Pub. Date May 1, 1980.In a digital phase-locked loop, preferably for bit rate regeneration in synchronous data transmission systems, transmitting from a sender to a receiver redundantly coded information possibly modulated in a suitable mode there is an addition circuit connected to one control input of a digital controlled oscillator incorporated in the loop. The addition circuit adds control signal contributions from a phase comparator circuit of the loop and an error detector. This error detector is connected to an output of the receiver data detector, and examines whether the input signal in the circuit has the inherent redundant properties expected taking into account the signal coding. When this is not the case, a pulse-shaped control signal is fed to the addition circuit.
申请公布号 SE414104(B) 申请公布日期 1980.07.07
申请号 SE19780010736 申请日期 1978.10.13
申请人 * ELLEMTEL UTVECKLINGS AB 发明人 J S * HEDIN;G A * JARNESTEDT
分类号 H04L7/00;H04L7/02;H04L7/033;H04L7/04;H04L25/52;(IPC1-7):04L27/06;04L27/00;04L25/52 主分类号 H04L7/00
代理机构 代理人
主权项
地址