发明名称 CACHE FOR OVERLAP OF INSTRUCTION FETCH OPERATIONS
摘要 A data processing system comprises a data processing unit coupled to a cache unit which couples to a main store. The cache unit includes a cache store organized into a plurality of levels, each for storing blocks of information in the form of data and instructions. The cache unit further includes control apparatus, an instruction buffer for storing instructions received from main store and a transit block buffer comprising a plurality of locations for storing read commands. The control apparatus includes a plurality of groups of bit storage elements corresponding to the number of transit buffer locations. Each group includes at least a pair of instruction fetch indicator elements which are operatively connected to control the writing of first and second blocks of instructions into the instruction buffer. Each time a read command specifying the fetching of instructions of either a first or second block is received from the processing unit, the flag storage element associated with the transit block buffer location into which the read command is loaded is set to a binary ONE state while the corresponding ones of the flag storage elements associated with the other locations storing outstanding read commands specifying instruction fetches are reset to binary ZEROS. This permits only those instructions received from main store in response to that read command to be loaded into a specified section of the instruction buffer for enabling overlaps in processing several commands specifying instruction fetch operations.
申请公布号 AU5257779(A) 申请公布日期 1980.06.19
申请号 AU19790052577 申请日期 1979.11.07
申请人 HONEYWELL INFORMATION SYSTEMS INC. 发明人 MARION G. PORTER;CHARLES P. RYAN
分类号 G06F9/38;G06F12/08 主分类号 G06F9/38
代理机构 代理人
主权项
地址