摘要 |
<p>A large scale parallel architecture in which many parallel channels operate simultaneously to create a natural and efficient organization for processing two-dimensional arrays of data. The architecture comprises a plurality of stack integrated circuit wafers (16, 18) having top and bottom surfaces, electric signal paths (20) extending through each of the wafers between the surfaces, and micro-interconnects (50) on the surfaces of adjacent wafers interconnecting the respective electric signal paths with a topographical one-to-one correspondence. </p> |