发明名称 MEMORY UNIT
摘要 PURPOSE:To make error corrections without increasing memory access time, by providing an auxiliary memory stored with ECC, in addition to a main memory. CONSTITUTION:Data read out from main memory 22 at address 23 are checked by parity check circuit 25 and when no error is found, they are transferred, as they are, through cgange-over circuit 12. If an error is detected, access to auxiliary memory 27 stored with ECC generated by ECC generating circuit 26 is attained and read ECC is set to data register 28. Next, error data held in data register 24 and read ECC in data register 28 are inputted to error correction circuit 11 for error corrections and its output is transferred through change-over circuit 12. In this way, error corrections can be made without increasing the access time of the memory unit.
申请公布号 JPS5577097(A) 申请公布日期 1980.06.10
申请号 JP19780147879 申请日期 1978.12.01
申请人 HITACHI LTD 发明人 NAGAI MITSUHARU
分类号 G06F12/16;G11C29/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址