发明名称 ORDER INPUT DECIDING DEVICE
摘要 PURPOSE:To secure an assured decision for the presence and absence of the order input in a simple constitution by detecting the change of only the minimum bit of the binary coded input analog voltage, thus realizing reduction of the power consumption as well as prevention of the malfunction. CONSTITUTION:When minimum bit LSB output of latch circuit 35 changes from the lower rank to the higher rank, the rise is detected by differentiating circuit 43. Reversely in case the LSB output changes from the higher rank to the lower rank, the rise is detected in the same way via differentiating circuit 42 after passing through inverter circuit 41. So is with latch circuits 36 and 37, thus performing the decision for the absence or presence of the order input. Then the control signal of the fixed period pulse duration is led out from the detection output via mono- multi 54, and this signal undergoes the ON/OFF transmission through transmission circuit 58 by securing the decision for the presence or absence of the order input assuredly with a simple constitution. As a result, the power consumption can be reduced, at the same time preventing the malfunction.
申请公布号 JPS5552693(A) 申请公布日期 1980.04.17
申请号 JP19780125864 申请日期 1978.10.13
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 YOSHITOME SEIYUKI
分类号 G08C25/00;H04N5/00;H04Q9/00;H04Q9/14 主分类号 G08C25/00
代理机构 代理人
主权项
地址