发明名称 INTEGRATION COMPARING SYSTEM OF DIGITAL DIFFERENTIAL ANALYZER
摘要 PURPOSE:To manufacture the integrating comparator of high accuracy and high speed by controlling a pair of operating circuits and the memory circuit by a time division. CONSTITUTION:The preceding operating result if applied to the first adder AD1 from DELTAZ memory and the output thereof is multiplied by the scale signal from the scale memory MS in the multiplier ML to be inputted to the second adder AD2 as SSIGMADELTAYi. The second adder AD2 adds the content of Y register RY to SSIGMADELTAYi and the result is stored in Y register. Accordingly, Yi-1+SSIGMADELTAYi is given, thereby the integrating is carried out. The output of the second adder AD2 is applied to the polarity judging device PD. The first bit of the output of the second adder shows the polarity and by monitoring the first bit, the input of operation DELTAY1-DELTAY3 given to the first adder AD1 based on which, the integrating operation and the comparing and detecting of the increment are carried out.
申请公布号 JPS5539904(A) 申请公布日期 1980.03.21
申请号 JP19780099820 申请日期 1978.08.15
申请人 HITACHI ELECTRONICS 发明人 ISHII SHIGERU;JIYOU AKIO
分类号 G06F7/64 主分类号 G06F7/64
代理机构 代理人
主权项
地址