Tristate logic buffer circuit with enhanced dynamic response

摘要

A current mirror transistor is included in a tristate logic buffer circuit, with its base and emitter respectively connected to the base and emitter of the phase splitter transistor and its collector connected to the voltage supply terminal. The emitter size of the current mirror transistor is a multiple of the emitter size of the phase splitter transistor. A high resistance connected between the voltage supply terminal and the collector of the phase splitter transistor provides lower power consumption when the circuit is disabled; and the current mirror transistor supplements the drive current provided by the phase splitter transistor when the circuit is not disabled.