COMPUTER MEMORY INTERFACE APPARATUS

摘要

Apparatus and a method for generating timing signals to be utilized in latched type memories only when the address signals are valid. A CAS (column address strobe) signal is generated in response to an RAS (row address signal) signal via a device which tracks the worst case delay of memory address signals and does not permit the application of the CAS signal to memory until the worst case delay of the memory address signals has been accounted for.