发明名称 OVERINPUT LIMITER CIRCUIT
摘要 PURPOSE:To carry out the input limitation by detecting the forward bias state between the base and collector of the amplifier transistor which is saturated at the time of overinput. CONSTITUTION:The output of transistor Q2 is saturated at the time of overinput, and the forward bias is secured between the base and collector. As a result, detection transistor Q3 is turned on to turn on input limiter transistor Q4, and thus the overinput is offset to perform the limiter action. The limiter action is based on the threshold level between the base and the emitter of Q3, and also can limit the minor input because of intervention of the amplification step.
申请公布号 JPS5518116(A) 申请公布日期 1980.02.08
申请号 JP19780090469 申请日期 1978.07.26
申请人 HITACHI LTD 发明人 SEKI KUNIO
分类号 H03F1/52;H03F1/42;H03G11/00;(IPC1-7):03G11/00 主分类号 H03F1/52
代理机构 代理人
主权项
地址