发明名称 Phase locked loop system including analog and digital components
摘要 A digital television receiver, having a line-locked clock, includes a partly digital, partly analog phase locked loop. This phase locked loop regenerates two quadrature phase related subcarrier signals that are used to synchronously demodulate the chrominance signal components of the composite video signals into two color informaiton signals. The phase locked loop includes an analog voltage controlled oscillator which generates a signal that is independent of any frequency instability in the line locked clock signal. An analog-to-digital converter digitizes this signal to provide one of the subcarrier signals. This subcarrier signal is applied to a read-only memory to generate the second subcarrier signal. The two color information signals are obtained by multiplying the chrominance signals by the first and second subcarrier signals. A phase comparator determines the phase of the vector sum of the two color information signals and compares this against a desired phase value to generate a phase difference signal. The phase difference signal is filtered and applied to a digital-to-analog converter which provides the frequency control signal for the analog voltage controlled oscillator. In a second embodiment of the invention, a tracking filter is inserted at the output port of the analog-to-digital converter to allow the quantization resolution of the analog-to-digital to be reduced without affecting the performance of the phase locked loop.
申请公布号 US4686560(A) 申请公布日期 1987.08.11
申请号 US19860868567 申请日期 1986.05.30
申请人 RCA CORPORATION 发明人 BALABAN, ALVIN R.;PATEL, CHANDRAKANT B.;DEMMER, WALTER H.;HARWOOD, LEOPOLD A.
分类号 H03L7/06;H03L7/087;H04L5/06;H04N9/45;(IPC1-7):H04N9/45;H04N9/66 主分类号 H03L7/06
代理机构 代理人
主权项
地址