| 摘要 |
PURPOSE:The CMOS logical circuit is constituted in the symmetric geometrical arrangement to realize a carry signal generator circuit and the operation time at each digit of the carry signal is shortened, so that the operation timerequired for the whole carry signal generation can be shortened. |
