发明名称 DELAY EQUALIZER
摘要 PURPOSE:To ensure a high-accuracy compensation for the group delay distortion by concentrating the transmission-related zero points of the delay equalizer at the sudden part of the delay distortion characteristics. CONSTITUTION:Full range pass circuit 5 and 6 in which the zero points exist nearly at the same area are connected in parallel and via hybrid transformer 3 and 4 to multiple vertical connection full range pass circuit 2 which causes zero points in dispersion within the transmission band. As a result, the delay characteristics of the parallel circuit features the average value of the delay characteristics of each full range pass circuit, and thus the close existence of the zero points each other is ensured without increasing the delay amount there. In this case, however, the amplitude distortion is caused by the phase differential, and thus amplitude equalizer 7 is connected to lessen the distortion of amplitude. In such way, the group dela distortion can be compensated in a high accuracy, thus obtaining a low- cost delay equalizer excelling in the stability.
申请公布号 JPS54148458(A) 申请公布日期 1979.11.20
申请号 JP19780057352 申请日期 1978.05.15
申请人 FUJITSU LTD 发明人 TSUNOISHI MITSUO;YANAGI YOSHINORI
分类号 H03H7/01;H04B3/14 主分类号 H03H7/01
代理机构 代理人
主权项
地址