| 摘要 |
An interleaver includes two random access memories for storing data and an addressing device ( 100 ) linked to respective address inputs of the two memories. The addressing device is designed to transmit, at each instant of a clock, a cue for read access to one of the two memories and a cue for write access to the other of the two memories, so that, at each instant, a data item is written to or read from each memory.
|
