发明名称 Integrated semiconductor memory array having improved logic latch circuitry
摘要 There is described a logic element employing fixed threshold and variable threshold transistors electrically connected together in a unique manner to form a latch. The latch can be made to retain data by keeping certain internal nodes at a high or low voltage level. As such it acts as an ordinary semiconductor memory latch, whose data can be changed by externally overriding the internal voltage levels of the latch cell. The novel results of the cell described are achieved by replacing one or several of the transistors in the latch by specially constructed transistors, whose threshold voltage can be raised or lowered upon application of a relatively high voltage pulse between their gate and substrate. By application of such a high voltage pulse, the data stored in the latch can be translated into controlled threshold shifts of the variable threshold transistors, which uniquely represent the initial latch state. Therefore, if power is removed and then returned, the latch will always settle into a state dictated by the final state that existed in the latch before the high voltage pulse was applied. In this way the variable threshold elements of the latch cell make it a non-volatile memory element. It can be used either as a read/write memory, using its latch property, or as a read-only memory, using the variable threshold transistors to cause it to always latch in a predetermined manner.
申请公布号 US4175290(A) 申请公布日期 1979.11.20
申请号 US19780952507 申请日期 1978.10.16
申请人 HUGHES AIRCRAFT 发明人 HARAI, ELIYAHOU
分类号 G11C14/00;H01L27/11;H03K3/356;(IPC1-7):G11C11/40 主分类号 G11C14/00
代理机构 代理人
主权项
地址