发明名称 DEMODULATOR FOR SECTIONAL DPCM SOUND
摘要 PURPOSE:To quicken processes by simplifying the constitution by performing demodulation processing control by a logic array forming a microinstruction. CONSTITUTION:Decoder DEC derived a forecast error signal from a nonlinear quantization function selective number and a sound code, and demodulation sample memory SIM is stored with a past demodulation sampled value, which is multiplied MPY by a forecast coefficient. Then, the forecast error is added ADDER by accumulating, its result is stored temporarily in storage register AREG, and the demodulation sampled value is shifted by shift register SFRG; and then, exponent register KREG is stored with the exponent of a scale factor expressed by the power ''2''. shift controller SFTC controls register SFRG so that shifts to the right of left will be made as many as bits equivalent to the content, and demodulation processing control is done by logic array IROM forming a microinstruction. Consequently, the constitution is simplified and the processes can be quickened.
申请公布号 JPS54145416(A) 申请公布日期 1979.11.13
申请号 JP19780054717 申请日期 1978.05.08
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 ARAI YASUHIKO
分类号 G10L11/00;H03M3/04;H03M7/32;H04B14/06 主分类号 G10L11/00
代理机构 代理人
主权项
地址