SEMICONDUCTOR MEMORY

摘要

Each memory cell of an x-y addressable semiconductor memory includes a charge storage element serially connected with an I-O (bit) line through a pair of CCD-type transfer gates. One gate is responsive to x-addressing and the other gate to y-addressing. When an x-y address is selected only the charge storage element of the one selected memory cell communicates with the bit line.